


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	60			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	0.20		
Q _g (Max.) (nC)	11			
Q _{gs} (nC)	3.1			
Q _{gd} (nC)	5.8			
Configuration	Single			



N-Channel MOSFET

FEATURES

- Advanced Process Technology
- Surface Mount (IRFZ14S/SiHFZ14S)





- 175 °C Operating Temperature
- · Fast Switching
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay utilize advanced processing techniques to achieve extermely low on resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that Power MOSFETs are well known for, provides the designer with an extermely efficient reliabel device for use in a wide variety of applications.

The D²PAK is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

The through-hole version (IRFZ14L/SiHFZ44L) is available for low profile applications.

ORDERING INFORMATION				
Package	D ² PAK(TO-263)	D ² PAK(TO-263)	I ² PAK(TO-262)	
Lead (Pb)-free	IRFZ14SPbF	IRFZ14STRLPbFa	IRFZ14LPbF	
	SiHFZ14S-E3	SiHFZ14STL-E3a	SiHFZ14L-E3	
SnPb	IRFZ14S	IRFZ14STRL	IRFZ14L	
SHFD	SiHFZ14S	SiHFZ14STL	SiHFZ14L	

Note

a. See device orientation.

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	60	W	
Gate-Source Voltage			V _{GS}	± 20	V	
Continuous Drain Current	\/ at 10 \/	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	- I _D	10	A	
	V_{GS} at 10 V $T_{C} = 100 ^{\circ}$	T _C = 100 °C		7.2		
Pulsed Drain Current ^a	•			40		
Linear Derating Factor				0.29	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	47	mJ	
Maximum Power Dissipation	T _C =	25 °C	<u> </u>	43	147	
Maximum Power Dissipation (PCB Mount)e		25 °C	P _D	3.7	W	
Peak Diode Recovery dV/dt ^c			dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature) for	10 s	, and the second	300 ^d	1	

Notes

- b. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- c. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, $L = 548 \mu\text{H}$, $R_G = 25 \Omega$, $I_{AS} = 10 \text{ A}$ (see fig. 12).
- d. $I_{SD} \le 10$ A, $dI/dt \le 90$ A/µs, $V_{DD} \le V_{DS}$, $T_J \le 175$ °C.
- e. 1.6 mm from case.
- f. When mounted on 1" square PCB (FR-4 or G-10 material).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	3.5		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static				•		•	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.063	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	$V_{DS} = V_{GS}, I_D = 250 \mu A$		-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V		-	± 100	nA
Zara Cata Valtaga Drain Current		V _{DS} = 60 V, V _{GS} = 0 V		-	-	25	μΑ
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V, V _{GS} = 0 V, T _J = 150 °C		-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 6.0 A ^b	-	-	0.2	Ω
Forward Transconductance	g _{fs}	V _{DS} = 25 V, I _D = 6.0 A ^b		2.4	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz, see fig. 5}$		-	300	-	pF
Output Capacitance	C _{oss}			-	160	-	
Reverse Transfer Capacitance	C _{rss}			-	29	-	
Total Gate Charge	Q_g			-	-	11	
Gate-Source Charge	Q_{gs}	V _{GS} = 10 V	$I_D = 10 \text{ A}, V_{DS} = 48 \text{ V},$ see fig. 6 and 13 ^b		3.1	nC	
Gate-Drain Charge	Q_{gd}	goo ng. o ana 10	-	-	5.8	1	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 30 V, I_D = 10 A, R_G = 24 Ω , R_D = 2.7 Ω , see fig. 10 ^b		-	10	-	ns
Rise Time	t _r			-	50	-	
Turn-Off Delay Time	$t_{d(off)}$			-	13	-	
Fall Time	t _f			-	19	-	
Internal Source Inductance	L _S	Between lead, and center of die contact		-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	showing the	MOSFET symbol showing the		-	10	Α
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	40	^
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 10 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 10 A, dl/dt = 100 A/µs ^b		_	70	140	ns
Body Diode Reverse Recovery Charge	Q _{rr}				200	400	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_I				L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width $\leq 300~\mu s;$ duty cycle $\leq 2~\%.$



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFZ14S, IRFZ14L, SiHFZ14S, SiHFZ14L

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?90365.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com